Abstract: Contact resistivity reduction at PtSi/Si(100) interface by dopant segregation (DS) process was investigated by the crossbridge Kelvin resistor (CBKR) method for the first time. After the 60 nm-thick PtSi was formed at 700 o C/1 min in N 2 ambient, ion implantation (PH 3 or BF 3 , 1×10 15 cm À2 , 15 keV) was carried out followed by the drive-in anneal at 800 o C/1 min as a DS process. The Schottky barrier height (SBH) for electron and hole obtained from the C-V characteristics of PtSi/Si(100) diodes were 0.19 eV and 0.23 eV, respectively. The contact resistivity of 1.7×10
Introduction
The contact resistance (R c ) at silicides and source/drain diffusion regions is necessary to be reduced for scaled MOSFETs [1] . PtSi shows excellent thermal budget immunity up to 800 o C and low Schottky barrier height (SBH) for hole (Φ bp ) which is suitable for the pMOSFETs, while its SBH for electron (Φ bn ) is relatively high (0.87 eV), which leads to a degradation of current drivability in nMOSFETs because of the high contact resistance compared to that of NiSi [2] . We have reported that the alloying with low work function metal, such as Hf ( m :3.9 eV) to reduce Φ bn of PtSi, and the Φ bn of 0.53 eV and contact resistivity (ρ c ) of 2×10 À7 Ωcm 2 to n + -Si(100) at the contact area of 4 μm 2 were achieved [3, 4, 5] . However, the barrier height should be reduced down to 0.2 eV for further reduction of ρ c such as 10 À9 Ωcm 2 or below. In this paper, we investigated the dopant segregation (DS) process to reduce the ρ c at PtSi/n-Si(100) interface [6] , and evaluated the ρ c by crossbridge Kelvin resistor (CBKR) method [7] for the first time.
2 Experimental procedure Figure 1 shows schematic cross-sections of PtSi/Si(100) Schottky diodes (Figs. 1 (a) and 1 (b)) and CBKR structures ( Fig. 1 (c) ) fabricated in this study. After the patterning of the contact holes (100×100 μm 2 ) on SiO 2 (350 nm)/Si(100), 40 nm-thick Pt layer was deposited on the substrates at room temperature (RT) by RF magnetron sputtering method. The gas pressure in the chamber during deposition was 0.65 Pa (Ar: 4.2 sccm). Silicidation was performed by a rapid thermal annealing (RTA) system in a flowing N 2 ambient at 700 o C for 1 min. and n-Si(100), respectively, were carried out for DS process followed by the drive-in anneal at 600-800 o C/1 min in N 2 ambient. Finally, Al layer was evaporated and patterned to form the Schottky barrier diodes.
For the evaluation of ρ c at PtSi/Si(100) interface, CBKR structures were fabricated as shown in Fig. 1 (c) [3, 7] . The p-and n-Si(100) substrates with 350 nm-thick thermal oxide were used as a starting substrates for the CBKR structure fabrication. The n + and p + heavily doped regions were formed by PH 3 and BF 3 ion implantations (5×10 15 cm À2 , PH 3 : 30 keV, BF 3 : 20 keV), respectively, followed by the sputtering of 200 nm-thick SiO 2 and activation annealing of 1000 o C for 1 min in N 2 ambient. Then, the contact hole patterning was carried out for silicidation. The contact size (L) was designed as 1.5-16 μm [3] . The PtSi layers were formed in a same manner described above. DS process (PH 3 ,  1×10 15 cm À2 , 15 keV) was carried out for PtSi/n + -Si structures. Finally, Alpad layer was patterned in a solution of H 3 PO 4 :HNO 3 . The fabricated CBKR structures were annealed in a forming gas (N 2 :4.9%H 2 ) ambient at 400 o C for 20 min. SBH was obtained from the C-V characteristics for fabricated PtSi/Si (100) Schottky diodes. The ρ c of PtSi/Si(100) structures was extracted by the CBKR method. The cross-section of CBKR structures was observed by transmission electron microscopy (TEM).
Results and discussion
Figure 2 (a) shows the drive-in temperature dependence of 1/C 2 -V plots for PtSi/Si(100) Schottky diode formed by DS process. The measurement frequency of C-V was 1 MHz. The linear dependences were clearly observed for the PtSi Schottky barrier diodes formed by DS process both on p-and nSi(100) as shown in Fig. 2 (a) . SBH (Φ b ) was extracted from the slope of 1/C 2 -V plots utilizing equations (1) and (2).
where C is the capacitance, V is the applied voltage, q is the elementary charge, ε s is the relative dielectric constant of Si, ε 0 is the dielectric constant in vacuum, N B is the doping concentration of Si substrates (10 15 cm À3 ), and E g is the bandgap of Si.
Figure 2 (b) shows the drive-in temperature dependence of SBH for the Schottky barrier diodes fabricated by DS process. It was found that the Φ bn was remarkably reduced by 600-800 o C drive-in anneal from 0.38 eV (asimplantation) to 0.19 eV. Φ bp reduction was also observed, and Φ bp of 0.23 eV was obtained by 800 o C drive-in anneal, while it was 0.3 eV in case of 700 o C drive-in anneal. Therefore, drive-in anneal was carried out at 800 o C Fig. 2 . Drive-in temperature dependence of (a) 1/C 2 -V plots and (b) the extracted SBH of PtSi/Si(100) Schottky diodes formed by DS process. for the CBKR process.
Next, the ρ c of PtSi to heavily doped Si was evaluated by CBKR method. Figure 3 shows the contact area (S=L 2 ) dependence of ρ c at the interface of silicides to p + - (Fig. 3 (a) ) and n + -Si(100) (Fig. 3 (b) ). The standard four-terminal CBKR pattern was used to determine the ρ c by onedimensional (1D)-model analysis [3] . The DS process was carried out for PtSi/n + -Si(100) structures. Figure 3 (a) shows the contact area dependence of ρ c at the PtSi/p + -Si(100) interface. The cross-sectional TEM image for the fabricated CBKR structure is shown as an inset in Fig. 3 (a) . From the TEM image, uniform PtSi layer was observed, and the physical thickness of PtSi was confirmed as 60 nm. It was found that the ρ c of PtSi/p + -Si(100) structures decreased to 1.7×10 À7 Ωcm 2 at the minimum contact area of 2.2 μm 2 . Figure 3 (b) shows the contact area dependence of ρ c for the PtSi/n + -Si(100) structures with DS process. From the result of Fig. 3 (b) , the ρ c of 1.8×10
À6 Ωcm 2 (S=33 μm 2 ) was obtained for PtSi/n + -Si(100) structure.
As shown in Fig. 3 , the obtained characteristics still show the clear dependence on the contact area. These results suggested that the current crowding occurs in the contact region [8] , which makes the effective contact area small. Therefore, the decrease of contact area, for example 0.01 μm 2 , would realize the lower ρ c such as 4×10 À9 Ωcm 2 for p + -Si, and 1×10 À9 Ωcm 
Conclusions
The reduction of SBH of PtSi/Si(100) by DS process was investigated, and evaluated the ρ c by CBKR method for the first time. The Φ bn and Φ bp obtained from the C-V characteristics of PtSi/Si(100) diodes with DS process were 0.19 eV and 0.23 eV, respectively. The results for extracted ρ c of 1.7×10 À7 Ωcm 2 to p + -Si (S=2.2 μm 2 ) and 1.8×10 À6 Ωcm 2 to n + -Si The cross-sectional TEM image for fabricated CBKR structure is shown as the inset in Fig. 3 (a) .
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